

A (Very Hand-Wavy) Introduction to

PCI-Express

Jonathan Heathcote



Motivation

- Six Week Project Before PhD Starts:
 - SpiNNaker Ethernet I/O is **Slooooow**
 - How Do You Get Things In/Out of SpiNNaker, Fast?
 - Build a High-Speed Interface Via Onboard FPGAs



Motivation

- Six Week Project Before PhD Starts:
 - SpiNNaker Ethernet I/O is **Slooooow**
 - How Do You Get Things In/Out of SpiNNaker, Fast?
 - Build a High-Speed Interface Via Onboard FPGAs
- Obviously **Too Big** For Six Weeks
- Mainly Been Looking at Guts of PCI-Express



Outline

- PCI & PCI-Express Background
- The Software Perspective
- Bottom-up Through the Protocol Layers
 - Physical Layer
 - Data-Link Layer
 - Transaction Layer
- SpiNNaker & PCI-Express on FPGA



Peripheral Component Interconnect (PCI)



http://www.doubledecker-bus.com/models/


- Intel, 1993 (I was 2 years old)
- Widely Used, Even Today
- Extension of Processor Bus
- Memory Mapped Peripherals
- Parallel Signalling (32/64 bit)
- Multi-drop Bus
- Originally 1.1 Gb/s @ 33MHz
- Later 4.2 Gb/s @ 66MHz/64 bit






- Intel, Dell, HP, IBM 2004 (I'm still only 13)
- Backward Compatible API
- Point-to-Point, Packet-Based
- One or More High-Speed Serial 'Lanes' (more later)
- Revision 1.0: 2.0 Gb/s/lane @ 2.5 GHz
 - 64 Gb/s, 15×PCI Speed (32 lanes @ 2.5 GHz)
- Revision 3.0: 7.9 Gb/s/lane @ 8.0 GHz
 - State-of-the-art: 253.4 Gb/s (32 lanes @ 8 GHz)








PCle Software Interface



- PCIe Configuration Space
 - Device Information
 - 'Base Address Registers (BARs)
 - Control Address Decoding
 - BARs Configured By OS




PCle Software Interface



- PCle Configuration Space
 - Device Information
 - 'Base Address Registers (BARs) Control Address Decoding
 - BARs Configured By OS
- Device Spaces
 - Device Specific Contents
 - Driver Given Pointer




PCIe Protocol Layers






PCIe Protocol Layers






Mechanical Interface






PCIe Protocol Layers (Again)






Electrical Interface



- Transmit & Receive Differential Pairs (Per Lane)
- Peer-to-Peer Arrangement
- AC Coupled via capacitor in transmitter




PCIe Protocol Layers (Yet Again)






Clock Recovery



- No Clock Signal
- Must Extract Clock From Data
- Requires Frequent Transitions




8b/10b Coding (PCIe \leq 2.1)



- Encodes 8-bit bytes into 10-bit symbols
- Transitions at least every 5 bits (for clock recovery)
- Bonus: Maintains DC Balance (due to AC coupling)
- Bonus: 8 Special 'K' Symbols (out-of-band)



8b/10b Coding (PCIe \leq 2.1)



- Encodes 8-bit bytes into 10-bit symbols
- Transitions at least every 5 bits (for clock recovery)
- Bonus: Maintains DC Balance (due to AC coupling)
- Bonus: 8 Special 'K' Symbols (out-of-band)



A Quick Aside...

- 128b/130b encoding introduced in PCIe v3.0
- Different mechanism (scrambling, not lookup table)
- Reduces overhead from 20% to 1.54%
- Not covered in this presentation



Aligning 8b/10b Symbols

... 0xfd0xdc?0xfd@0xf6J?Ux 0xf20xf6P??d0xfd0xf9P0xbf ?0xf5?0xa2P0xf60xfd0xdc?0 xfd@0xf6J?Ux0xf20xf6P??d0 xfd0xf9P0xbf?0xf5?0xa2P0x f60xfd0xdc?0xfd@0xf6J?Ux0 xf20xf6P??d0xfd0xf9P0xbf? 0xf5?0xa2P0xf60xfd0xdc?0x...

• Where does one code end and another begin?



Aligning 8b/10b Symbols

... 0xfd0xdc?0xfd@0xf6J?Ux 0xf20xf6P??d>0xfd0xf9P0xb f?0xf5?0xa2P0xf60xfd0xdc? 0xfd@0xf6J?Ux>0xf20xf6P?? d0xfd0xf9P0xbf?0xf5?0xa2P 0xf60xfd0xdc?0xfd>@0xf6J? Ux0xf20xf6P??d0xfd0xf9P0x bf?0xf5?0xa2>P0xf60xfd0xd...

- Where does one code end and another begin?
- 'Comma' 'K' Symbol inserted periodically



Aligning 8b/10b Symbols



- Where does one code end and another begin?
- 'Comma' 'K' Symbol inserted periodically
- When a comma is found, align bits




Clock Rate Disparity Tolerance

- Reference Clock 600 PPM
- Off-by-one every 1666 bits
- At 8 GHz, 0.5MB extra sent/received per second
- Solved by inserting extra 'SKP Ordered Sets'
- (A Sequence of 'K' Symbols)




- Fills faster than empties
- Eventually falls above 'high' mark
- SKP Sequence skipped to empty buffer faster






- Fills faster than empties
- Eventually falls above 'high' mark
- SKP Sequence skipped to empty buffer faster






- Fills faster than empties
- Eventually falls above 'high' mark
- SKP Sequence skipped to empty buffer faster






- Fills faster than empties
- Eventually falls above 'high' mark
- SKP Sequence skipped to empty buffer faster






- Fills faster than empties
- Eventually falls above 'high' mark
- SKP Sequence skipped to empty buffer faster









- Allows Some Speed Up by Adding Hardware
- N Serial Signals
- N Consecutive Bytes Sent in Parallel
- Resynchronised at Receiver (More Later)






- Allows Some Speed Up by Adding Hardware
- N Serial Signals
- N Consecutive Bytes Sent in Parallel
- Resynchronised at Receiver (More Later)






- Allows Some Speed Up by Adding Hardware
- N Serial Signals
- N Consecutive Bytes Sent in Parallel
- Resynchronised at Receiver (More Later)






- Allows Some Speed Up by Adding Hardware
- N Serial Signals
- N Consecutive Bytes Sent in Parallel
- Resynchronised at Receiver (More Later)






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets





- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets






- Lanes have varying skew
- Buffer each lane separately
- SKP sequences sent simultaneously on all lanes
- De-skew on such packets




Packet Framing



- 'K' Symbol Marks Start/End of Higher-Level Packets
- Distinguishes Target **Protocol Layer**



PCIe Protocol Layers (Yet Again, Again)






Data-Link Layer

- Reliable Delivery of Transaction Layer Packets (TLPs)
 - Uses: Memory Transactions, Interrupt Signalling
 - Error Detection
 - Retransmission
- Out-of-band Data-Link Layer Packets (DLLPs)
 - Uses: ACK/NACK, Power Management
 - Error Detection
 - No Retransmission
 - Uses Must Tolerate Non-Delivery




Transaction Layer Packet (TLP) Framing



- Variable Length
- Seq. number allows many TLPs to be 'ACKed' at once
- CRC for error detection: send 'NACK'




Data-Link Layer Packets (DLLPs)



- Fixed (Short) Length
- Smaller CRC (As Less Data)








PCle Transaction Layer

- Usually Exposed by FPGAs
- Transaction Types
 - Memory Read/Write
 - I/O Read/Write (Deprecated)
 - Configuration Read/Write
 - Message ('Interrupts')
- Split Transactions (Requests & Completions)
- No Completion for Posted Requests (e.g. writes)




+0				+1					+2						+3									
7	6	5	4 3 2 1	0	765	4 3	2	1	0 7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	0	0	Туре		Type Specific																			
Type Specific																								
	Type Specific																							










Has Payload (i.e. Is Write)





Usually Specifies Either 32 or 64 bit Address




7 6 ! 00	+0 5 4 3 2 1 0 Type	+1 7 6 5 4 3 2 1 0	+2 7 6 5 4 3 2 Type Spec	+3 1 0 7 6 5 4 3 2 1 0 ific						
	Type Specific									
	Type Specific									
	Type Specific									


Header Length (3 or 4 words)

Usually Specifies Either 32 or 64 bit Address





















1 - 1024 Words






Derived From Physical Slot






Identifies Outstanding Transactions











1 - 1024 Words





Derived From Physical Slot






Identifies Outstanding Transactions



Packet Routing Methods

- Address Based
 - Based on BARs
 - Used By Memory & I/O Requests
- ID Based
 - Based on Physical Location
 - Used By Configuration Requests
 - Used By All Completions
- Implicit
 - e.g. Send to Root Complex
 - Message Requests






Sender

Receiver

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

Receiver

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

Receiver


- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed





- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender


- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






- Sender Has A Limited Supply Of 'Credit'
 - Sending Data Uses Credit
 - Receiver Returns Credit When Buffer Space Is Freed





- Sender Has A Limited Supply Of 'Credit'
 - Sending Data Uses Credit
 - Receiver Returns Credit When Buffer Space Is Freed






Sender


- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed





- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender


- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed





- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed






Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed





Sender

- Sender Has A Limited Supply Of 'Credit'
- Sending Data Uses Credit
- Receiver Returns Credit When Buffer Space Is Freed



Protocol Layers Recap

- Physical Layer
 - Send/Receive Raw Data
- Data-Link Layer
 - Send/Receive Some Data Reliably
- Transaction Layer
 - Send/Receive High-Level Requests




PCI-Express on SpiNNaker



- I/O Via Ethernet is Slow
- Three FPGAs per Board
- Some **Spare S-ATA** Cable Connectors
- Use S-ATA Cable to PCIe Card Adapter
- Implement PCIe on FPGA



Xilinx Spartan-6 PCIe IP Core



- PCle v1.1 x1 (2 Gb/s)
- Comes 'Free' With FPGA



Summary

- SpiNNaker Needs a Fast Host Interface
- PCI-Express Widely Used In PCs
- Bottom-up Through the Protocol Layers
 - Physical Layer
 - Data-Link Layer
 - Transaction Layer
- SpiNNaker & FPGAs





1N I ШЦ Ш Ш Ш Ш i А n Q u е s t 0 n S ? У